code coverage

January 19, 2016
Anders Nordstrom, senior corporate applications engineer, Verification Group, Synopsys

Reachable or reached, covered or coverable – is it just semantics?

How code coverage and reachability analysis differ between simulation and formal verification techniques, and ways to use that to advantage.
Expert Insight  |  Topics: EDA - Verification  |  Tags: , ,   |  Organizations:
July 10, 2015
Jim Thomas is director of software testing at specialist test and verification company TVS.

What hardware verification can learn from software development

What hardware designers can learn from software verification techniques such as agile, behaviour-driven development, code coverage and zero known defect strategies
May 29, 2015
Mentor Graphics/Wilson Research Group Functional Verification Study

Smaller designs face greater risk of respins

Research study suggests the maturity of your verification flow determines the likelihood of first-pass success far more than the complexity inherent in design size.

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors