asynchronous design

May 19, 2014

On-chip clock strategies and GALS

The increased use of IP and a rise in process variability is driving a move to look at alternatives to traditional low-skew clock distribution strategies.

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors