Synopsys

July 5, 2016
Anders Nordstrom, senior corporate applications engineer, Verification Group, Synopsys

Are you formally secure?

A look at how formal verification strategies can be used to check the security feature of complex SoCs for potential data leakage and data integrity issues
Expert Insight  |  Topics: EDA - Verification  |  Tags: , , ,   |  Organizations:
June 10, 2016
Mike Borza, Synopsys

Laying the foundations of a more secure IoT

The challenges of creating a more secure IoT, and the role that hardware roots of trust can play in doing so.
Expert Insight  |  Topics: Embedded - Architecture & Design  |  Tags: , , , ,   |  Organizations:
May 30, 2016
Anders Nordstrom, senior corporate applications engineer, Verification Group, Synopsys

Comparing your design to itself – a crucial part of verification

Sequential equivalence checking can help trap errors introduced by clock gate insertion, uninitialised registers, and X propagation issues.
May 23, 2016
Road signs used to train IDSIA neural network

Bit width tweaks point way to practical deep learning

In both data centers and automobiles deep learning is taking hold. But it is a technique that challenges conventional microprocessors, leading system designers to look at alternative architectures for acceleration.
May 10, 2016
USB Type C connector

Implementing USB Type-C

A look at three design challenges for USB Type-C: implementing two SuperSpeed datapaths on a reversible connector; partitioning the design to support multiple USB Type-C variants; and partitioning the management software.
April 20, 2016
Android logo

Accelerating Android bring-up using VDKs in the LAVA framework

Accelerating software testing is vital to speeding up embedded system development, especially for Android and Linux systems running on ARM-based hardware. Virtual prototyping strategies, including the use of VDKs, can help.
Article  |  Topics: Embedded - Integration & Debug, Platforms, EDA - Verification  |  Tags: , , , ,   |  Organizations: , ,
April 14, 2016
Victor Reyes, technical marketing manager, System Level Solutions group, Synopsys.

Scaling automated software testing with Virtualizer Development Kits

How to accelerate many aspects of software testing by using virtual prototypes to stand in for target hardware from early in the development cycle.
April 13, 2016
Shenoy Mathew is a senior corporate application engineer in the Verification Group, Synopsys.

The challenge of verifying the evolving Ethernet standard

A look at the challenge of Ethernet verification as data rates rise and the standard is applied in a wider variety of applications.
Expert Insight  |  Topics: EDA - Verification  |  Tags: , , ,   |  Organizations:
April 12, 2016
SSUSB_10_logoc

Understanding the USB 3.1 protocol

A look at USB 3.1, which offers data rates of up to 10Gbit/s, and the way that the USB 3.1 protocol has changed to support this rate.
Article  |  Topics: Embedded - Architecture & Design, IP - Selection  |  Tags: , , , ,   |  Organizations: ,
April 6, 2016
Paul Graykowski, senior manager at Synopsys responsible for PCIe verification IP

Accelerating PCIe verification

A look at the challenges involved in PCIe verification as the standard evolves to 4.0 and beyond.
Expert Insight  |  Topics: EDA - Verification  |  Tags: , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors