EDA

December 11, 2018

Win on the fault campaign trail with formal

How formal verification for the ISO26262 automotive functional safety delivers the full activation, propagation, and observation in the form of proven and exhaustive results.
December 3, 2018
Rahul Chirania is a staff applications engineer with the static verification team at Synopsys.

Verifying clock domain crossings in UPF-based low-power SoCs

The verification challenges of using low-power design techniques to enable advanced power-management strategies in complex SoCs.
Expert Insight  |  Topics: EDA - Verification  |  Tags: , , , ,   |  Organizations:
November 20, 2018
HDAP_FeaturedImage

Adding system-level, post-layout electrical analysis to HDAP design and verification

Adoption of high-density advanced packaging (HDAP) needs tools and supports to build designers' confidence in the emerging technology.
Article  |  Topics: EDA - IC Implementation, Verification  |  Tags: , , , , , ,   |  Organizations: , ,
November 5, 2018
Morten Christiansen is technical marketing manager for Synopsys’ DesignWare USB and DisplayPort IP.

Understanding USB 3.2 and Type-C

The basics of USB 3.2, how to implement it in an SoC, and how USB Type-C connectors and cables are used in USB 3.2 systems.
Expert Insight  |  Topics: Embedded - Architecture & Design, IP - Selection  |  Tags: , ,   |  Organizations:
October 26, 2018
Philip Vanness is a product marketing manager at Mentor, a Siemens business.

8.8 billion miles to verify

How the digital twin can fuel automotive verification flows impossible in the real world.
Expert Insight  |  Topics: EDA - Verification  |  Tags: , , , , , , , ,   |  Organizations: ,
October 16, 2018
Reliability verification feature - featured image

Reliability verification: It’s all about the baseline

How you can use the dedicated rule decks now being provided by foundries as the foundation for a reliability verification flow.
Article  |  Topics: IP - Assembly & Integration, EDA - Verification  |  Tags: , , , , , , , ,   |  Organizations:
October 16, 2018
Dana Neustadter is a senior manager of product marketing for Synopsys’ Security IP solutions.

Why AI needs security

As AI becomes pervasive in computing applications, so too does the need for high-grade security in all levels of the system.
Expert Insight  |  Topics: IP - Selection  |  Tags: , ,   |  Organizations:
October 9, 2018

Using threat models and risk assessments to define device security requirements

The proliferation of attacks against embedded systems is making designers realize that they need to do more to secure their products and ecosystems.
Article  |  Topics: Embedded - Architecture & Design, IP - Selection  |  Tags: , , ,   |  Organizations:
October 5, 2018
Gate-level simulation feature

How to improve throughput for gate-level simulation

Innovative methodologies, strategies and tool features help overcome other inefficiencies in complex but necessary simulations.
Article  |  Topics: EDA - Verification  |  Tags: , , , ,   |  Organizations:
October 3, 2018
Allen Watson of Synopsys

An open-source framework for greater flexibility in machine-learning development

Exchange frameworks are emerging to make it easier for neural-network developers to swap between development environments.
Expert Insight  |  Topics: Embedded - Architecture & Design, EDA - ESL  |  Tags: , , ,   |  Organizations: , , , , ,

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors