Synopsys

March 26, 2014

Synopsys strengthens analog and mixed-signal verification with VCS AMS

VCS AMS updates AMS verification tool and methodology
Article  |  Topics: Product, Verification  |  Tags: , ,   |  Organizations:
March 26, 2014

Real Intent’s Ascent XV at the ‘fuzzy’ boundary between design and verificiation

Upgrade to Ascent XV X-propagation and reset optimization tool claims 10X runtime gain, deeper reporting, further integration with Verdi and more.
Article  |  Topics: Blog - EDA, - Verification  |  Tags: , , , , ,   |  Organizations: ,
March 24, 2014

Synopsys begins IC Compiler II roll-out

New data model and optimisation strategy, plus revised analysis engines update Synopsys's IC Compiler place and route tool
Article  |  Topics: Blog - EDA, - Product  |  Tags: , , , , ,   |  Organizations:
March 4, 2014

Synopsys targets 5X performance gain with integrated verification suite

New tool technologies, Verdi integration and greater flow concurrency also contribute to a claimed 3X increase in productivity for Verification Compiler.
February 7, 2014

Synopsys claims latest Design Compiler shrinks existing netlist area, leakage up to 10%

Uses improved logic optimisations and a new approach to meeting timing.
Article  |  Topics: Blog Topics, Product  |  Tags: , , , ,   |  Organizations:
December 16, 2013

Synopsys puts physical IP prototypes into developers’ hands

Synopsys launches HAPS-DX, an FPGA-based IP and subsystem prototyping system, with an optimized toolchain and interoperability with HAPS-70 systems.
Article  |  Topics: Product  |  Tags: , , ,   |  Organizations:
November 5, 2013

Synopsys aims at fast real-time apps with ARC HS family

Synopsys has launched the ARC HS family of configurable-processor cores, using superpipelining to target high-performance embedded applications.
Article  |  Topics: Blog - EDA, Embedded  |  Tags: , , ,   |  Organizations:
October 11, 2013

Verification Futures rolls out in Europe next month

The one-day conference series features the latest innovations from many verification vendors in separate UK, France and Germany editions.
September 12, 2013

SNUG heads to Austin next week

Synopsys user meet in Austin carries forward themes from Boston event.
Article  |  Topics: Conferences, Blog - EDA  |  Tags:   |  Organizations:
September 9, 2013

SoC design gets hierarchical test strategy, improved compression; system design gains end-to-end IJTAG integration strategy

Synopsys automates standards-based hierarchical test insertion and improves test compression for SoCs; Mentor teams with ScanWorks for system-wide IJTAG.
Article  |  Topics: Blog - EDA, Embedded, IP  |  Tags: , , , ,   |  Organizations: , ,

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors