Siemens EDA

September 8, 2022

Module verification demands integrated DRC and LVS

The system-in-package and module trends in system design promote bringing together physical (DRC) and electrical (LVS) verification.
September 8, 2022

Use equivalence checking to retarget obsolete FPGA designs

Equivalence checking supports the efficient reuse of designs that reside on out-of-date silicon but remain valid in their own right.
September 5, 2022

Parasitic extraction challenges intensify for 5G

5G IC designs have needed aggressive innovation across many elements and more use of FD-SOI that both pose parasitic extraction challenges.
Article  |  Topics: Blog - EDA, - Verification  |  Tags: , , , , , , , ,   |  Organizations:
September 5, 2022

Cybersecurity must be built in not bolted on

Learn how one of the leading tool vendors addresses the security of its products and customer data through a ground-up cybersecurity strategy.
Article  |  Topics: Blog - EDA, - HLS, Tool development  |  Tags: , , , ,   |  Organizations:
August 31, 2022

Intel and partners join for RISC-V development push

Intel's Pathfinder for RISC-V is intended to boost the use of the architecture among a wider range of SoC design teams.
July 13, 2022

Siemens pushes DRC to the left

Siemens has launched Calibre DRC engines that make it easier to perform useful checks early in the layout process.
Article  |  Topics: Blog - EDA  |  Tags: , , , ,   |  Organizations:
July 12, 2022

Siemens compiles analog into simulation for faster debug

Siemens EDA has launched a second version of its Symphony simulation environment designed to support quicker debug cycles.
Article  |  Topics: Blog - EDA  |  Tags: , , , , ,   |  Organizations:
July 11, 2022

Fujimura asks EDA to bend towards manufacturability

Aki Fujimura of mask specialist D2S sees curved shapes as key to improving die yield and performance but it needs EDA support.
Article  |  Topics: Blog - EDA  |  Tags: , , , , , , , ,   |  Organizations: ,
June 28, 2022

Coherency verification for CXL

CXL is a strongly-backed technology aimed at improving connectivity across datacenters handling high demand HPC and AI applications.
June 16, 2022

TSMC certifies Aprisa for N5 and N4

TSMC has certified the Aprisa place-and-route software from Siemens Digital Industries Software for the N5 and N4 process technologies.
Article  |  Topics: Blog - EDA  |  Tags: , , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors