Accellera

December 28, 2018

Why Mentor backs the PSS-DSL input format for the Portable Stimulus Specification

With PSS moving toward greater adoption, the Siemens vendor seems PSS-DSL as a winner in terms of conciseness and ease-of-adoption.
Article  |  Topics: Verification  |  Tags: , , , , , ,   |  Organizations: ,
November 13, 2018

Accellera updates UVM reference implementation

Accellera has updated the reference implementation for the Universal Verification Methodology to reflect the changes made for the latest release of the standard.
Article  |  Topics: Blog - EDA  |  Tags: ,   |  Organizations:
July 2, 2018

Tools suppliers back version 1.0 of portable-stimulus standard

Accellera has published the first release of the Portable Test and Stimulus Standard (PSS), with tools suppliers following up with software support.
June 14, 2018

Accellera signs off on SystemC control standard

Accellera has published version 1.0 of the SystemC Configuration, Control and Inspection (CCI) standard.
Article  |  Topics: Blog - EDA, IP  |  Tags: ,   |  Organizations:
March 19, 2018

Accellera begins IP security-assurance standards effort

Accellera Systems Initiative has begun a project that may result in the creation of a standard to address security assurance for semiconductor IP cores.
Article  |  Topics: Blog - IP  |  Tags: ,   |  Organizations:
February 28, 2018

Accellera publishes beta portable-stimulus proposal

The Accellera Portable Stimulus Working Group has released for public review its current proposal for the verification standard it is working on.
Article  |  Topics: Blog - EDA, IP  |  Tags: , ,   |  Organizations:
February 20, 2018

DVCon US 2018 preview: OneSpin Solutions

The formal verification specialist will leverage its recent, successful certification by TÜV SÜD for functional safety solutions.
February 12, 2018

DVCon US 2018 preview: Mentor

The Siemens subsidiary is involved with a wide range of tutorials, technical papers and more at this month's San Jose conference.
Article  |  Topics: Blog - EDA, - Verification  |  Tags: , , , , ,   |  Organizations: , , ,
December 6, 2017

Learn how to simplify power states in UPF

UPF power state tables have become unwieldy due to rapid growth in LP design. The new construct, 'add_power_state' enables better verification flows.
Article  |  Topics: Blog - EDA, - Standards, Verification  |  Tags: , , ,   |  Organizations: , , ,
October 16, 2017

Accellera updates SystemC library

Accellera has released a maintenance update to the SystemC core language library that addresses a number of issues that users have reported over the past three years.
Article  |  Topics: Blog - EDA, Embedded  |  Tags: ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors