test chip

February 28, 2018

Cadence and Imec tape out 3nm interconnect test chip

Cadence and Imec have worked together on a project to tape out a test chip to explore manufacturing and design-rule options for the interconnect on future 3nm processes.


Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors