RISC-V


December 1, 2017

Workshop sees the RISC-V ecosystem expand

The RISC-V workshop in California at the end of November 2017 provided the opportunity for Western Digital to commit its own work on processors for internal use to the open-source architecture and for the ecosystem of off-the-shelf cores and tools to expand.
October 19, 2017

Microsemi sets up RISC-V partner program

Microsemi has set up an ecosystem program around the RISC-V soft cores the company has designed for its FPGAs.
Article  |  Topics: Blog - EDA, Embedded, IP  |  Tags: , ,   |  Organizations: ,
August 21, 2017

Codasip adds IoT core to RISC-V line

Codasip has added a processor core aimed at low-energy IoT nodes to its growing portfolio of customizable designs based on the RISC-V architecture.
Article  |  Topics: Blog - IP  |  Tags: , ,   |  Organizations:
June 19, 2017

UltraSoc donates trace format to RISC-V group

UltraSoc has donated to the RISC-V Foundation a specification for processor trace to try to provide the ecosystem with a common way of exporting runtime data to software tools.
Article  |  Topics: Blog - Embedded, IP  |  Tags: , , , ,   |  Organizations: ,
June 15, 2017

Microsemi builds Windows IDE for RISC-V

Semiconductor supplier Microsemi has used the Eclipse open-source IDE platform to develop a Windows-based toolchain for CPUs that supports the RISC-V instruction set.
Article  |  Topics: Blog - Embedded, IP  |  Tags: , , ,   |  Organizations:
March 13, 2017

Open-Silicon claims RISC-V ultra-low-power first

Implementation uses dedicated PULP technology in silicon for Green Waves Technologies on TSMC's 55nm LP process.
November 24, 2016

Codasip adopts UltrasSoC debug for RISC-V cores

Codasip, a provider of processor cores based on the open-source RISC-V processor IP, has teamed up with UltraSoC to incorporate hardware debug and security features.
Article  |  Topics: Blog - IP  |  Tags: ,   |  Organizations:
September 20, 2016

UltraSoC to support RISC-V

UltraSoC plans to support the RISC-V open-source instruction architecture with its debug infrastructure and tools.
Article  |  Topics: Blog - Embedded, IP  |  Tags: , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors