neural networks


September 18, 2019

Ceva shares weights for lower DNN overhead

Ceva has employed a more extensive form of weight compression in its latest generation of DNN processor cores.
Article  |  Topics: Blog - IP  |  Tags: , , ,   |  Organizations:
January 7, 2019

Ceva extends control-oriented DSP

Ceva has followed its IoT-oriented Ceva-X series of processor cores with a more powerful family that is designed to handle control and signal-processing algorithms using the same pipeline.
Article  |  Topics: Blog - Embedded, IP  |  Tags: , , ,   |  Organizations:
January 5, 2018

Ceva dedicates hardware to deep learning

Ceva has developed its first processor architecture aimed squarely at deep learning.
Article  |  Topics: Blog - Embedded, IP  |  Tags: , , ,   |  Organizations:
May 29, 2017

ARM extends top end of Cortex-A family

A year on from the last Computex and the launch of the Cortex-A73 and Mali-G71, ARM has launched a new trio of processors aimed not just at smartphones this time but servers and driver-assistance systems.
May 1, 2017

Cadence tunes fixed-point DSP for neural networks

Cadence has stripped out some of the image-processing functions of the Vision P6 and boosted the number of execution units to build a DSP aimed at deep learning.
Article  |  Topics: Blog - IP  |  Tags: , , , ,   |  Organizations:
September 27, 2016

Ceva adds hardware to speed up deep learning

Ceva has launched the fifth generation of its vision-oriented DSP core family with an architecture tuned for the fast-growing area of convolutional neural networks and deep learning.
Article  |  Topics: Blog - Embedded, IP  |  Tags: , , , ,   |  Organizations:
May 30, 2016

ARM aims for top-end phones with core pairing

ARM is combining a new high-end 64bit Cortex-A core with a reworked Mali graphics processor to support high-throughput applications such as virtual reality and machine learning.
Article  |  Topics: Blog - Embedded, IP  |  Tags: , , , , ,   |  Organizations:
May 3, 2016

Cadence boosts MAC count for neural networks

Cadence Design Systems has increased the throughput of its vision-oriented DSP family to cater for deep-learning applications.
Article  |  Topics: Blog - Embedded, IP  |  Tags: , , , ,   |  Organizations:
October 6, 2015

Tensilica vision processor cuts power through memory changes

Memory efficiency has driven the design of the latest video and image processor core developed by Cadence Tensilica.

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors