Moore’s Law


October 13, 2016

ESD Alliance to describe system shift at DVCon Europe

Electronic System Design Alliance executive director Bob Smith is to be be the keynote speaker during the DVCon Europe gala dinner.
Article  |  Topics: Blog - EDA, Embedded  |  Tags: , , , ,   |  Organizations:
July 22, 2016

IEDM alters schedule to keep abreast of process updates

The International Electron Device Meeting has pushed back the deadline for its papers to get the latest developments in process and device design into the December conference.
Article  |  Topics: Blog - EDA  |  Tags: , , ,   |  Organizations:
December 11, 2015

IEDM keynote: cost scaling will swap architectural changes for area

According to ARM's Greg Yeric in his keynote at IEDM, even with cost improvements for multiple patterning, fewer designs will see the benefit of further silicon node scaling. Savings will come from design.
Article  |  Topics: Blog - EDA  |  Tags: , , , , , , ,   |  Organizations:
June 2, 2015

Facing a future of dark silicon

Dennard’s Scaling ended years ago and Moore’s Law is slowing down. What will the future hold for the semiconductor industry?
Article  |  Topics: Blog - EDA  |  Tags: , ,   |  Organizations: ,
June 13, 2014

Path to 5nm plotted at DAC panel

Panel discusses Moore's law scaling beyond the 14nm node to 5nm, where economic, device, interconnect, materials, lithography and design issues abound
Article  |  Topics: Conferences, Blog - EDA  |  Tags: , , , , , ,   |  Organizations: , , ,
June 2, 2014

Chipmaking’s future: all of the nodes all of the time

The stall in Moore's Law caused by the rapid rise in cost of the advanced processes will shift more innovation to mature nodes Monday keynoters at DAC said.
Article  |  Topics: Blog - EDA  |  Tags: , , , , ,   |  Organizations: ,
April 7, 2014

Latest ITRS underlines slowdown in interconnect and IC scaling

The 2013 edition of the International Technology Roadmap for Semiconductors has been published. The latest set of tables underlines the slowdown in some aspects of scaling, particularly when it comes to metal interconnect.
Article  |  Topics: Blog - EDA  |  Tags: , , , , , ,   |  Organizations: , ,
April 3, 2014

Mentor’s User2User Silicon Valley conference this week

Registration is free-of-charge to attend Mentor, Oracle and Samsung keynotes and choose from nine technical tracks at one-day event.
Article  |  Topics: Blog Topics, Conferences, Blog - EDA, PCB  |  Tags: , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors