low power

April 13, 2017

DVCon China looms as submission deadline for Europe approaches

The first Chinese edition of Accellera's conference series takes place in Shanghai next Wednesday (April 19).
April 6, 2017

Leverage AI and centralized processing for L-5 autonomous vehicles

L-5 autonomous vehicles need centralized raw data analysis with machine learning to cope with the demands of ASIL-D functional safety. Mentor's response is DRS360.
March 13, 2017

Open-Silicon claims RISC-V ultra-low-power first

Implementation uses dedicated PULP technology in silicon for Green Waves Technologies on TSMC's 55nm LP process.
February 25, 2016

Mentor’s Veloce boasts emulation gains fueled by software

Mentor Graphics is looking to get yet more efficiency from its market-leading Veloce emulator family through an OS upgrade and new task-specific Apps.
February 22, 2016

DVCon United States 2016 preview: Mentor Graphics

Mentor Graphics chairman and CEO Wally Rhines will deliver the DVCon keynote as the vendor sets a deep agenda for the conference.
December 18, 2015

Accellera and Mentor’s Dennis Brophy talks standards targets and DVCon

Driving down energy consumption for the IoT, making portable stimulus deliver real benefits and the practical benefts of a globalizing DVCon.
February 9, 2015

Mentor extends industrial embedded offering

New portfolio integrates and extends existing industrial embedded tools to meet the demands of Industry 4.0
September 10, 2014

Foxconn’s wishlist for wearables and the Internet of Things

Manufacturing giant says we need a new category of WPUs - wearables processing units - to create a mass market and that ARM needs to go smaller than the MO.
June 3, 2014

Synopsys adds formal, CDC, low-power checks to Verification Compiler

Synopsys adds formal, static, clock-domain crossing, and low-power checking to verification engineers' toolbar
Article  |  Topics: Product, Verification  |  Tags: , ,   |  Organizations:
March 26, 2014

Real Intent’s Ascent XV at the ‘fuzzy’ boundary between design and verificiation

Upgrade to Ascent XV X-propagation and reset optimization tool claims 10X runtime gain, deeper reporting, further integration with Verdi and more.
Article  |  Topics: Blog - EDA, - Verification  |  Tags: , , , , ,   |  Organizations: ,

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors