image processing

September 19, 2018

Cadence culls zeroes for faster neural throughput

Cadence has launched an AI processor using an designed to take advantage of the sparse structure of typical deep neural networks.
Article  |  Topics: Blog - Embedded, IP  |  Tags: , , ,   |  Organizations:
July 30, 2018

HLS speeds up IP deployment at FotoNation

IP supplier FotoNation has decided to embrace the use of high-level synthesis in the creation of cores for smartphones and other high-integration, low-power systems.
Article  |  Topics: Blog - EDA, Embedded  |  Tags: , ,   |  Organizations:
April 11, 2018

Tensilica DSP extends pipeline for performance

Cadence Design Systems’ Tensilica division has launched a variant of its Vision P6 processor core to tackle embedded designs that need to run a mixture of imaging and deep learning-type algorithms.
Article  |  Topics: Blog - IP  |  Tags: , , , ,   |  Organizations:
February 13, 2018

Arm readying AI processor to catch up with ‘surprising’ demand

By the middle of this year Arm intends to deliver a processor designed specifically for deep-learning pipelines in edge devices, to capitalize on a move away from cloud computing for image and voice recognition.
Article  |  Topics: Blog - Embedded, IP  |  Tags: , , , ,   |  Organizations:
January 5, 2018

Ceva dedicates hardware to deep learning

Ceva has developed its first processor architecture aimed squarely at deep learning.
Article  |  Topics: Blog - Embedded, IP  |  Tags: , , ,   |  Organizations:
December 7, 2017

Discover how ST adapted HLS for automotive imaging

ST has tweaked its standard HLS flow for ISPs to meet the requirements of ISO 26262
May 1, 2017

Cadence tunes fixed-point DSP for neural networks

Cadence has stripped out some of the image-processing functions of the Vision P6 and boosted the number of execution units to build a DSP aimed at deep learning.
Article  |  Topics: Blog - IP  |  Tags: , , , ,   |  Organizations:
July 12, 2016

EEMBC looks into heterogeneous compute

EEMBC has turned its attention to heterogeneous computing with plans to create a new set of benchmarks.
Article  |  Topics: Blog - Embedded  |  Tags: , , ,   |  Organizations:
October 22, 2015

Ceva builds DSP chip and board for IoT prototyping

IP supplier CEVA has made a development platform intended to speed up the prototyping of IoT and similar devices based on its TeakLite-4 DSP core.
Article  |  Topics: Blog - Embedded, IP  |  Tags: , , ,   |  Organizations: ,
October 7, 2015

Software puts deep learning onto embedded DSP

Ceva has launched a software package intended to streamline the porting of convolutional neural network implementations to the XM4 DSP core.
Article  |  Topics: Blog - Embedded, IP  |  Tags: , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors