DSP

April 11, 2018

Tensilica DSP extends pipeline for performance

Cadence Design Systems’ Tensilica division has launched a variant of its Vision P6 processor core to tackle embedded designs that need to run a mixture of imaging and deep learning-type algorithms.
Article  |  Topics: Blog - IP  |  Tags: , , , ,   |  Organizations:
February 22, 2018

Neural networks and vector processors deployed by Ceva for 5G handsets

Ceva has decided to include neural network, vector processing and customized instruction sets in an IP platform for 5G NR terminals.
Article  |  Topics: Blog - Embedded, IP  |  Tags: , ,   |  Organizations:
January 5, 2018

Ceva dedicates hardware to deep learning

Ceva has developed its first processor architecture aimed squarely at deep learning.
Article  |  Topics: Blog - Embedded, IP  |  Tags: , , ,   |  Organizations:
May 4, 2017

Imagination to slim down to graphics core

Hit by the loss of major client Apple, Imagination Technologies plans to sell off its MIPS and Ensigma divisions. The move signals a shift away from previous plans to diversify out from graphics processors.
Article  |  Topics: Blog - IP  |  Tags: , , , ,   |  Organizations: , ,
May 1, 2017

Cadence tunes fixed-point DSP for neural networks

Cadence has stripped out some of the image-processing functions of the Vision P6 and boosted the number of execution units to build a DSP aimed at deep learning.
Article  |  Topics: Blog - IP  |  Tags: , , , ,   |  Organizations:
February 23, 2017

Ceva DSP multiplies execution units for MIMO 5G

Ceva's latest iteration of its XC architecture aims at the intensive DSP required for 5G basestations.
Article  |  Topics: Blog - IP  |  Tags: , , , ,   |  Organizations:
October 10, 2016

Ceva aims to displace ARM in IoT nodes with combo processor

Ceva has decided to take its VLIW architecture into the world of IoT sensor nodes and smart wearables with the launch of the X1 processor core.
Article  |  Topics: Blog - Embedded, IP  |  Tags: , , ,   |  Organizations:
September 27, 2016

Ceva adds hardware to speed up deep learning

Ceva has launched the fifth generation of its vision-oriented DSP core family with an architecture tuned for the fast-growing area of convolutional neural networks and deep learning.
Article  |  Topics: Blog - Embedded, IP  |  Tags: , , , ,   |  Organizations:
July 26, 2016

Cadence adds floating point to Fusion

Cadence Design Systems has added floating-point to its latest core intended for embedded signal processing.
Article  |  Topics: Blog - Embedded, IP  |  Tags: , ,   |  Organizations:
May 3, 2016

Cadence boosts MAC count for neural networks

Cadence Design Systems has increased the throughput of its vision-oriented DSP family to cater for deep-learning applications.
Article  |  Topics: Blog - Embedded, IP  |  Tags: , , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors