DAC 2016

June 12, 2016

What’s the shortest time in the universe?

“It’s the time between putting out an open-source ARM core and getting a letter from an ARM lawyer,” says UC Berkeley professor Krste Asanovic. So, some design teams are turning to IP that started out as open source to provide more scope for experimentation.
June 10, 2016

DFT to expand its role for long-term yield

Design for test could look quite different in five years' time compared to the situation designers have today as chipmakers wrestle with the problems of yield control, safety, and aging.
Article  |  Topics: Blog - EDA  |  Tags: , , , , ,   |  Organizations: , ,
June 9, 2016

2D tools adapt to create smaller monolithic 3DIC designs

Researchers at the Georgia Institute of Technology adapted conventional 2D layout tools to a two-layer monolithic 3D process that resulted in sizeable space and power savings.
Article  |  Topics: Blog - EDA, IP  |  Tags: , , , ,   |  Organizations:
June 8, 2016

Minimize memory moves for greener data centers

Deep pipelines and dynamic memory sharing may provide the key to the development of faster and more efficient server-farm blades as the focus in hardware design moves to augmenting conventional processors with specialized accelerators.
June 7, 2016

Analyzer merges constraints for multiple timing modes

Ausdia has launched a product intended to reconcile the multiple sets of timing constraints needed for operating and test modes so that a consistent group of constraints can be fed to implementation tools.
Article  |  Topics: Blog - EDA  |  Tags: , , , ,   |  Organizations:
June 6, 2016

NXP readies single package solution for 77GHz radar

NXP discusses second silicon flavor for automotive radar, after earlier launch of postage-stamp devices.
June 6, 2016

Intento uses graphs to optimize analog blocks

Startup launches an analog-circuit migration and optimization tool that uses less simulation time than traditional approaches the company claims.
Article  |  Topics: Blog - EDA  |  Tags: , , ,   |  Organizations:
June 6, 2016

Menta launches fourth-generation embedded FPGA core

Menta SAS has launched an embedded FPGA core family that improves density over previous versions.
Article  |  Topics: Blog - EDA, IP  |  Tags: , , , , ,   |  Organizations:
June 5, 2016

Schematic capture moves to the web with browser engine

Concept Engineering is introducing a version of its Nlview family of automatic schematic generation products that runs inside a standard web browser.
Article  |  Topics: Blog - EDA  |  Tags: , , , ,   |  Organizations:
June 1, 2016

Samsung taps Mentor for Closed-Loop DFM

Samsung Foundry has adapted Mentor's DFM and test tools in a system that can produce a 10% increase in yield across all nodes.
Article  |  Topics: Blog - EDA  |  Tags: , , , , , ,   |  Organizations: ,

PLATINUM SPONSORS

Mentor Graphics GLOBALFOUNDRIES Synopsys Samsung Semiconductor Cadence Design Systems
View All Sponsors