cloud eda

June 6, 2019

Calibre scales to 4000 nodes for faster sign off in the cloud

AMD used Calibre with optimisations implemented for cloud support to slash runtimes on high-end server processor designs.
Article  |  Topics: Blog - EDA  |  Tags: , , ,   |  Organizations: , , ,
April 2, 2019

Cadence presents plan for piecemeal cloud compute

Cadence has launched a web-based EDA service the company hopes will ease the transition from self-hosted computing to more flexible cloud-based development.
Article  |  Topics: Blog - EDA, PCB  |  Tags: , , ,   |  Organizations:
March 15, 2019

ES Design West registration opens

Registration has opened for the first ES Design West exhibition, which takes place alongside Semicon West in San Francisco in July.
Article  |  Topics: Blog - EDA, IP  |  Tags: , , , ,   |  Organizations: ,
March 12, 2019

Free registration opens for DAC

The Design Automation Conference (DAC) has kicked off free registration for the exhibit floor at early June's Las Vegas event.
July 5, 2018

Cloud makes hardware acceleration more accessible

After the moves by Cadence and Mentor, emulation in the cloud may only be the start of providing verification acceleration as a service.
June 25, 2018

Cadence puts tools in the cloud

Cadence Design Systems has made a collection of its tools suitable for cloud computing, providing them for both Cadence- and customer-managed environments.
Article  |  Topics: Blog - EDA  |  Tags: , ,   |  Organizations:
February 1, 2018

Metrics introduces elastic compute to handle peak-time verification

Metrics Technologies has launched as a supplier of cloud-based verification tools offering per-minute pricing.
Article  |  Topics: Blog - EDA  |  Tags: , , , , ,   |  Organizations:
May 11, 2017

Racyics puts FD-SOI design flow online

Racyics has kicked off a hosted-design service to make it easier for startups and researchers to access the 22nm FD-SOI process offered by GlobalFoundries.
Article  |  Topics: Blog - EDA, IP  |  Tags: , , ,   |  Organizations: , ,
April 12, 2017

Cadence cuts up DRC for speed

Cadence Design Systems has launched a design-rule checking engine that can distribute its workload across multiple servers in a cloud, private farm or mixture of both to speed up signoff.
Article  |  Topics: Blog - EDA  |  Tags: , , ,   |  Organizations:
July 11, 2016

Mentor’s PADS family extended for AMS, DDR and electrical DRC

Mentor Graphics has added four new units to its PADS PCB family addressing increasing complexity in mainstream design.
Article  |  Topics: Blog - PCB, - Product  |  Tags: , , , , , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors